

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L4	21	(US-20040194070-\$ or US-20030093776-\$).did. or (US-4638423-\$ or US-5301302-\$ or US-5546552-\$ or US-5560013-\$ or US-5577231-\$ or US-5577233-\$ or US-5751982-\$ or US-5790825-\$ or US-5933622-\$ or US-6009261-\$ or US-6075937-\$ or US-6142682-\$ or US-6243668-\$ or US-6516295-\$ or US-6704925-\$ or US-6785801-\$ or US-5819063-\$ or US-6163764-\$ or US-4794522-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/06/24 18:04
S98	10	S89 and (instruction with (size length))	US-PGPUB; USPAT	OR	OFF	2005/06/24 14:53
S97	8	S89 and operand	US-PGPUB; USPAT	OR	OFF	2005/06/24 14:53
S96	11	S89 and byte	US-PGPUB; USPAT	OR	OFF	2005/06/24 14:52
S95	4	S89 and arrangement	US-PGPUB; USPAT	OR	OFF	2005/06/24 14:48
S89	20	(US-20040194070-\$).did. or (US-4638423-\$ or US-5301302-\$ or US-5546552-\$ or US-5560013-\$ or US-5577231-\$ or US-5577233-\$ or US-5751982-\$ or US-5790825-\$ or US-5933622-\$ or US-6009261-\$ or US-6075937-\$ or US-6142682-\$ or US-6243668-\$ or US-6516295-\$ or US-6704925-\$ or US-6785801-\$ or US-5819063-\$ or US-6163764-\$ or US-4794522-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/06/24 14:48
S77	18	(US-20040194070-\$).did. or (US-4638423-\$ or US-5301302-\$ or US-5546552-\$ or US-5560013-\$ or US-5577231-\$ or US-5577233-\$ or US-5751982-\$ or US-5790825-\$ or US-5933622-\$ or US-6009261-\$ or US-6075937-\$ or US-6142682-\$ or US-6243668-\$ or US-6516295-\$ or US-6704925-\$ or US-6785801-\$ or US-5819063-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/06/24 14:29
S88	50	("5539901" "5566121" "5566326" "5598553" "5604864" "5615328" "5630052" "5636227" "5644755" "5682481" "5694582" "5710934" "5720015" "5732201" "5749094" "5764659" "5765206" "5774694" "5787493" "5793714" "5796984" "5796566" "5802052" "5805473" "5815686" "5819015" "5822784" "5832299" "5842011" "5852720" "5857074" "5862083" "5867096" "5896393" "5910876" "5913052" "5940850" "5965860" "5973964" "5982371" "5983309" "6049866" "6052524" "6052383" "6055651" "6063131" "6070224" "6078520" "6106565" "6115813").pn.	USPAT	OR	OFF	2005/06/24 12:04
S87	48	("5918056" "6052685" "6240417" "4954942" "5278962" "5392420" "5623673" "5682310" "5970237" "6128732" "6212614" "6212614" "6397242" "6397379" "6446094" "5642491" "5815727" "5937185" "5953520" "5325512" "5590342" "5706407" "5909696" "6223284" "6223284" "4591967" "4611286" "4794522" "4812981" "4851828" "4888688" "4954968" "4975872" "5063499" "5056013" "5226154" "5278961" "5289581" "5289587" "5325469" "5357628" "5369749" "5369767" "5390314" "5438674" "5440710" "5452454" "5455926" "5485614" "5530673").pn.	USPAT	OR	OFF	2005/06/24 12:04
S85	146	717/138.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 12:03
S83	60	suspend with translation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:43

S82	2	translation same (operand adj setting)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:38
S81	71	S69 and (store with instruction)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:16
S69	230	(instruction adj set adj simulat\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:14
S80	1	binary with transl\$4 with (indirect in-direct) with address\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:12
S79	146	translat\$4 with (indirect in-direct) with address\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:12
S78	9	S77 and stream	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 11:10
S76	15	resume adj translation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:34
S75	0	resume adj tranlation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:34
S74	229	S73 and (simulat\$4 emulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:33
S73	379	S70 and S72	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:31
S72	2648	((in-direct indirect) adj address\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:30

S71	18	S69 and S70	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:27
S70	8291	(instruction byte operand) with align\$8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:17
S68	1	"09/992137"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 10:16
S67	36	("5560013").URPN.	USPAT	OR	OFF	2005/06/24 09:59
S66	23	S64 and S65	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/24 09:53
S65	33	S63 and (emulation (instruction adj set adj simulat\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/24 09:53
S64	61	S62 and (store with instruction) and (execution with (suspens\$6 resum\$5 stop\$4 start\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/24 09:52
S63	168	S62 and (store with instruction)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/24 09:51
S62	802	"S/390"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/24 09:51
S2	798	"S/390"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/24 09:51
S61	14	(legacy with instruction) and (emulat\$4) and (execution with (suspens\$6 resum\$5 stop\$4 start\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/24 09:35

S60	17	(US-20040194070-\$).did. or (US-4638423-\$ or US-5301302-\$ or US-5546552-\$ or US-5560013-\$ or US-5577233-\$ or US-5751982-\$ or US-5790825-\$ or US-5933622-\$ or US-6009261-\$ or US-6075937-\$ or US-6142682-\$ or US-6516295-\$ or US-6704925-\$ or US-6785801-\$ or US-6243668-\$ or US-5577231-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/06/23 18:27
S59	2	(dynamic adj object adj code adj translation).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/23 13:52
S58	15	S57 and modifi\$6	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 21:09
S57	17	(US-20040194070-\$).did. or (US-4638423-\$ or US-5301302-\$ or US-5546552-\$ or US-5560013-\$ or US-5577233-\$ or US-5751982-\$ or US-5790825-\$ or US-5933622-\$ or US-6009261-\$ or US-6075937-\$ or US-6142682-\$ or US-6516295-\$ or US-6704925-\$ or US-6785801-\$ or US-6243668-\$ or US-5577231-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/06/22 21:08
S56	194	S55 and (TLB with (size index))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 20:32
S55	1206	(instruction with translation) and (TLB)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 20:32
S54	1	(instruction with translation) and (block adj tracking adj table)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 20:32
S11	1	"09/992130"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 20:31
S53	17126	fujitsu.as.	USPAT	OR	OFF	2005/06/22 16:24
S52	190	amdahl.as.	USPAT	OR	OFF	2005/06/22 16:24
S51	7	(instruction with translat\$5) and hotspot	USPAT	OR	OFF	2005/06/22 16:18
S50	1	("6516295").URPN.	USPAT	OR	OFF	2005/06/22 16:11
S49	23	legacy with instruction with translation	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 16:01
S48	110	translation adj index\$5	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 16:00
S47	61	S16 and (translation with (flag set indicator))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:58

S46	5	S16 and (translation with (done complet\$4) with (flag set indicator))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:50
S16	715	S7 or S9	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:48
S45	82	S44 and S41	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:44
S44	581	(dynamic with translation) and index\$5	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:44
S43	25	S15 and S41	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:43
S15	206	instruction adj set adj simulat\$4	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 15:40
S42	172	((instruction with translation) and (index\$5 with (block table) with translation))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:31
S41	1192	((instruction with translation) and (block with translation))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:31
S37	2551	(instruction and (block with translation))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:30
S40	119	S39 and index with table	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:24
S39	470	S38 and table	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:24
S38	545	S37 and emulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:24
S7	317	(703/26).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 15:22
S28	214	(instruction with translat\$5 with (index flag table)) and (emulat\$4)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 14:26

S27	366	(instruction with translat\$5 with (index flag table)) and (emulat\$4 simulat\$4 model\$4)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 14:03
S26	861	(instruction with translat\$5 with (index flag table set)) and (emulat\$4 simulat\$4 model\$4)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 14:03
S25	18148	(translat\$5 with (index flag table set)) and (emulat\$4 simulat\$4 model\$4)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:33
S21	190	S16 and flag	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:31
S23	1	S16 and (block with transform)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:27
S24	1	S23 and address	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:26
S19	63	S16 and (table with index)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:26
S22	11	S16 and translation with flag	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:13
S20	15	S16 and ((table with index) same translat\$5)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 13:13
S18	245	S17 and (translat\$5)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 12:24
S17	433	S16 and (table or index)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 12:24
S14	9	("4574344" "4635188" "4638423" "4761733" "5333287" "5406644" "5430862" "5481693" "5546552").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/22 11:45
S13	18	S12 and (store with instruction)	USPAT	OR	OFF	2005/06/22 10:30
S12	33	("4638423").URPN.	USPAT	OR	OFF	2005/06/22 10:29
S8	82	S7 and (instruction with translat\$)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 10:22
S10	58	S9 and (instruction with translat\$)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 10:17
S9	484	703/27.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/22 10:17
S6	2	("5313614" "5404478").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/21 12:05

S5	19	"S/390" with emulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/21 12:05
S4	116	S2 and emulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/21 12:04
S3	4	"S/390" with legacy with instruction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/21 12:04
S1	165	legacy with instruction with (translation emulat\$4 simulat\$4 execut\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/21 12:03

[illegible]

[illegible]

To support conventional program binaries, a source instruction set (Alpha in our study) is dynamically using dynamic to the target accumulator instruction set. The binary translator identifies ...

Using Dynamic Binary Translation to Fuse Dependent Instructions

Shihang Hu, James E. Smith
 Proceedings of the International Symposium on Code Generation and Optimization: Frontiers in Compilation and Runtime Optimization, Volume 31 Issue 7
 Article Number: 16-0236, 16-0237, 16-0238
 Full text available: [16-0236, 16-0237, 16-0238](#)

Instruction reconstruction hardware can be implemented easily pipelined if pairs of dependent instructions fused so they share a single instruction scheduling slot. We study an implementation of the x86 ISA that dynamically translates x86 code to an underlying ISA that supports instruction fusing. A microarchitecture that is co-designed with the fused instruction set completes the implementation. In this paper, we focus on the dynamic binary translator for such a co-designed x86 virtual machine. The dy ...

Genetic control flow reconstruction from assembly code

Daniel Kästner, Stephan Wilhelm
 ACM SIGPLAN Notices. Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, Volume 31 Issue 7
 Article Number: 16-0235, 16-0236
 Full text available: [16-0235, 16-0236](#)

Processors used in embedded systems are usually characterized by specialized irregular hardware architectures for which traditional code generation and optimization techniques fail. Especially for these architectures, the generation of code for embedded processors is a non-trivial task. In this paper, we present a genetic algorithm for the generation of code for embedded processors. The algorithm is independent of postpass optimizers but is generated from a concise hardware specification. Optimizing code transformations as featured by Propan require the control flow graph of the input prog. ...

Keywords: assembly code, call graph, control flow reconstruction, embedded processors, postpass optimization, retrievable compilers

Emerging applications: Obfuscation of executable code to improve resilience to static disassembly

Cullen Uhn, Seema Debray
 October 2006
 Article Number: 16-0234, 16-0235, 16-0236, 16-0237, 16-0238
 Full text available: [16-0234, 16-0235, 16-0236, 16-0237, 16-0238](#)

A great deal of software is distributed in the form of executable code. The ability to reverse engineer such executables can create opportunities for theft of intellectual property via software piracy, as well as security breaches by allowing attackers to discover vulnerabilities in an application. The process of reverse engineering an executable program typically begins with disassembly, which translates machine code to assembly code. This is then followed by various decompilation steps that al ...

Keywords: code obfuscation, disassembly

Machine-adaptable dynamic binary translation

Dave King, Christine Cluett
 Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization, Volume 31 Issue 7
 Article Number: 16-0232, 16-0233
 Full text available: [16-0232, 16-0233](#)

Dynamic binary translation is the process of translating and optimizing executable code for one machine to another at runtime, while the program is "executing" on the target machine.

Dynamic translation techniques have normally been limited to two particular machines: a competitor's machine and the hardware manufacturer's machine. This research provides for a more general framework for dynamic translators, by providing a framework based on specifications of machines that ...

Keywords: binary translation, dynamic compilation, dynamic execution, emulation, interpretation

Dynamic analysis: The design and implementation of EIT: a flexible instrumentation toolkit

Bruno De Bus, Dominique Charet, Björn De Sutter, Ludo Van Put, Koen De Bosschere
 Proceedings of the ACM SIGSOFT workshop on Program analysis for software tools and engineering
 Article Number: 16-0231, 16-0232, 16-0233
 Full text available: [16-0231, 16-0232, 16-0233](#)

This paper presents FIT, a flexible open-source binary code instrumentation Toolkit. Unlike existing tools, FIT is truly portable, with existing backends for the Alpha, x86 and ARM architectures and the Tru64/Alpha, Linux and ARM Firmware execution environments. This paper focuses on some of the

This paper discusses the design of a real-time computer. The computer's design requirements, design decisions, and architecture are summarized. The paper discusses how the design requirements influenced the computer architecture. The system's three upward compatible addressing options (real, base, virtual) are also discussed.

Keywords: code compaction, performance code abstraction

- 11 **Dynamic translation: Retargetable and reconfigurable software dynamic translation**
K. Scott, N. Kumar, S. Velamuri, B. Childers, J. W. Davidson, M. L. Saffo
March 2003
Proceedings of the international symposium on code generation and optimization: feedback-directed and runtime optimization

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

Software dynamic translation (SDT) is a technology that permits the modification of an executing program's instructions. In recent years, SDT has received increased attention, from both industry and academia, as a feasible and effective approach to solving a variety of significant problems. Despite this increased attention, the task of initiating a new project in software dynamic translation remains a difficult one. To address this concern, and in particular, to promote the adoption of SDT techn ...

- 12 **Optimizations and code parallelism with dynamic translation**
Kenan Ebdoglu, Erik R. Altman, Michael Gschwind, Suresh Sabharwal
November 1999
Proceedings of the 32nd annual ACM/IEEE international symposium on microarchitecture

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

We describe several optimizations which can be employed in a dynamic binary translation (DBT) system, where low compilation/translation overhead is essential. These optimizations achieve a high degree of ILP, sometimes even surpassing a static compiler employing more sophisticated, and more time-consuming algorithms [9]. We present results in which we employ these optimizations in a dynamic binary translation system capable of computing oracle parallelism.

- 13 **RIE: An architectural framework for user-centric information-flow security**
Neil Vachharajani, Matthew J. Bridges, Jonathan Chang, Ram Rangan, Guilherme Ottoni, Jason A. Blome, George A. Reis, Manish Vachharajani, David I. August
December 2004
Proceedings of the 37th annual international symposium on microarchitecture

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

Even as modern computing systems allow the manipulation and distribution of massive amounts of information, users of these systems are unable to manage the confidentiality of their data in a practical fashion. Conventional access control security mechanisms cannot prevent the illegitimate use of privileged data once access is granted. For example, information provided by a user during an online purchase may be covertly delivered to malicious third parties by an untrustworthy web browser. Etc ...

- 14 **An architectural framework for migration from CISC to higher performance platforms**
Gabriel M. Silberman, Kenan Ebdoglu
August 1991
Proceedings of the 6th international conference on supercomputing

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

We describe a novel architectural framework that allows software applications written for a given Complex Instruction Set Computer (CISC) to migrate to a different, higher performance architecture, without a significant investment on the part of the application user or developer. The framework provides a hardware mechanism for seamless switching between two instruction sets, resulting in a machine that enhances application performance while keeping the same program behavior (from a user perspective) ...

- 15 **Migrating a CISC computer family onto RISC via object code translation**
Kirsty Andrews, Duane Sand
November 1991
Proceedings of the fifth international conference on architectural support for programming languages and operating systems, Volume 27

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

- 16 **An advanced technical computer concept**
Kenan Ebdoglu, Neil Vachharajani, Jonathan Chang, Ram Rangan, Guilherme Ottoni, Jason A. Blome, George A. Reis, Manish Vachharajani, David I. August
November 1999
Proceedings of the 32nd annual ACM/IEEE international symposium on microarchitecture

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

This paper discusses the design of a real-time computer. The computer's design requirements, design decisions, and architecture are summarized. The paper discusses how the design requirements influenced the computer architecture. The system's three upward compatible addressing options (real, base, virtual) are also discussed.

- 17 **Dynamic translation: The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-time challenges**
John C. Chernert, Brian K. Grant, John P. Benning, Richard Johnson, Thomas Kister, Alexander Kluber, Jim Mattson
March 2003
Proceedings of the international symposium on code generation and optimization: feedback-directed and runtime optimization

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

Transmeta's Crusoe microprocessor is a full, system-level implementation of the x86 architecture, comprising a native VLIW microprocessor with a software layer, the Code Morphing Software (CMS), that combines an interpreter, dynamic binary translator, optimizer, and runtime system. In its general structure, CMS resembles other binary translation systems described in the literature, but it is unique in several respects. The wide range of PC workloads that CMS must handle gracefully in real ...

Keywords: binary translation, dynamic optimization, dynamic translation, emulation, self-modifying code, speculation

- 18 **Limitations on the portability of real-time Ada programs**

T. Griest, m. Bender
January 1990
Proceedings of the conference on Tri-Ada '89: Ada technology in context: application, development, and deployment

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

This paper describes areas of the Ada language where portability is restricted by the fact that implementation details have been left to the discretion of the implementor. The authors (2,3,10) had have taken the approach that only features of the language which are supported by all implementations should be used. The "common intersection" approach rules out use of many features that were included in Ada because they are required for real-time ...

- 19 **A search algorithm and data structure for an efficient information system**

September 1989
Proceedings of the 1989 conference on Computational linguistics

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

This paper describes a system for information storage, retrieval, and updating, with special attention to the algorithm and data structure used. The system is designed to be efficient. The efficiency is especially warranted when a natural language or a symbolic language is involved in the searching process. The system is a basic framework for an efficient information system. It can be implemented for text processing and document retrieval; numerical data retrieval; and for handling of ...

- 20 **An underway strategy for indirect routing**

Alaine Camero Viana, Marcelo Dias de Amorim, Serge Félida, José Ferreira de Rezende
November 2004
Wireless Networks, Volume 10 Issue 6

Full text available: [Full Text](#) | [Download](#) | [Abstract](#) | [Index](#) | [Search](#) | [Help](#)

The evolution of the Internet toward ubiquity, mobility, and independence of wired infrastructure requires revisiting routing in large dynamic clouds. The need for frequent address updates caused by node mobility suggests decoupling the permanent node identifier from its topological address. This paper proposes Tribe, an indirect and scalable routing protocol for self-organizing networks. Tribe provides an anchor-based abstraction, where the communication is split into two phases: location of ...

Keywords: indirect routing, peer-to-peer communication, self-organization


Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 1021

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)

	P	R	T	A	L		COPYRO
The ACM Digital Library							
Using our BSC interface:							
SORT by relevance Display expanded form results	Save results to a Binder Search Tips <input type="checkbox"/> Open results in a new window				Full-text available: Yes No		
Results 1 - 20 of 200	Result page: 1 2 3 4 5 6 7 8 9 10 next	Relevance scale:					
Built 2000 shown							
An instruction limiting model of CPU performance							
Bernard L. Paulo, Leonard J. Shustek	Additional Information: MICRODS ABSTRACT COLLECTIONS						
MARCH 1977	ACM SIGGRAPH Computer Architecture News , Proceedings of the 4th annual symposium on computer architecture, Volume 5 Issue 3						
Full-text available: Yes No							
A model of high-performance computers is derived from instruction timing formulae, with compensation for pipeline and cache memory effects. The model is used to predict the performance of the IBM 3090-410 mainframe processor program behavior under various conditions of comparison with actual performance. Data collected about processor behavior is combined with the predictive analysis to highlight some of the problems with high-performance implementations of such architectures.							
An instruction limiting model of CPU performance							
Bernard L. Paulo, Leonard J. Shustek	Additional Information: MICRODS ABSTRACT COLLECTIONS						
MARCH 1977	Proceedings of the 25 years of the international symposia on Computer architecture (selected papers)						
Full-text available: Yes No							
Analyzing exotic instructions for a reprogrammable code generator							
Thomas M. Morgan, Lawrence A. Rowe	Additional Information: MICRODS ABSTRACT COLLECTIONS						
JAN 1982	ACM SIGPLAN Notices : Proceedings of the 1982 SIGPLAN symposium on Compiler construction, Volume 17 Issue 6						
Full-text available: Yes No							
Exotic instructions are complex instructions, such as block move, string search, and string edit, which are found on most conventional computers. Recent reprogrammable code generator and instructions set analysis systems have not dealt with exotic instructions. A method to analyze exotic instructions is presented which provides the information needed by a reprogrammable code generator. The analysis uses source-to-source transformations to prove the equivalence of high-level language operators to ...							
Assembled Language Macroprogramming: A Tutorial Oriented Toward the IBM 360							
William Kent	Additional Information: MICRODS ABSTRACT COLLECTIONS						
DECEMBER 1968	CSUR , Volume 1 Issue 4						
Full-text available: Yes No							
Coding guidelines for pipelined processors							
James W. Kymarczyk	Additional Information: MICRODS ABSTRACT COLLECTIONS						
OCT 1982	Proceedings of the first international symposium on Architectural support for programming languages and operating systems, Vol. 1, pp. 17-1 June 2, 4						
Full-text available: Yes No							
This paper is a tutorial for assembly language programmers of pipelined processors. It describes the general characteristics of pipelined processors and presents a collection of coding guidelines for them. These guidelines are particularly significant to compiler developers who determine object code patterns. An microcoded tool to sample the software instruction address							
A microcoded tool to sample the software instruction address							
G. Edward Ammerstorfer	Additional Information: MICRODS ABSTRACT COLLECTIONS						
NOVEMBER 1979	MICROPROGRAMMING , Volume 10 Issue 4						
Full-text available: Yes No							
A workshop on the 12th annual workshop on							

Full text available  [Computer science education, Volume 19 Issue 1](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)


In most computer science curricula, the concepts of naming and binding are explicitly treated only in a final course, such as operating systems or compilers. However, these concepts are fundamental and underlie the whole of computer science. In this paper, a proposal is made to explicitly introduce these concepts in the second or third course so that they may be used in the analysis of ideas encountered throughout a student's program of study. Th. ...

14 **A case study of a new code generation technique for compilers**

Full text available  [J. H. Chao, H. H. Chao, K. Lewis, M. Holland](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)


Keywords: PL/I compiler, code generation, compiler structure, concatenation, data flow analysis, optimization techniques, optimizing compiler, program optimization

15 **A study of interleaved memory systems by trace driven simulation**


Full text available  [S. G. Tucker](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)

A model of interleaved memory systems for IBM System/360 and System/370 architecture has been investigated by means of a trace driven simulation. The model used is an extension of one due to G. J. Burnett and E. G. Coffman, Jr. The trace data to drive the simulation was obtained from instruction-by-instruction traces of typical IBM 360/370 programs and of the OS/V52 operating system. The predictions of the Burnett-Coffman model are found to fit well with the simulation results for the fetch ...


16 **Emulation of large systems**

Full text available  [S. G. Tucker](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)


17 **Cache Memories**

Full text available  [Alan Jay Smith](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)

18 **Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through**


Full text available  [Alan Jay Smith](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)

19 **Using squeak for teaching user interface software**

Full text available  [Mark Guzdial](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)

Squeak is a new programming language that is particularly appropriate for learning computer science. It offers an excellent infrastructure for interesting projects (e.g., multimedia, Web browsing and serving), and all source code is included (and written in Squeak) from the virtual machine, windowing, on up. Squeak is being used in a course on *Objects and Design* (focusing on the development of user interfaces), both to enhance the infrastructure for a course on, and to change how user int. ...

20 **Control store implementation of a high performance VLSICISC**

Full text available  [J. H. Chao, H. H. Chao, K. Lewis, M. Holland](#)
Additional information: [M.COSCON, EDUCATION, EDUCATION, EDUCATION, EDUCATION, EDUCATION](#)

Full text available 

The implementation of the Amgr-sequencer and the large loadable control store of a high performance CHOS 370 system [1] is described. The control store consists of two parts: a small on-chip control store and a main control store. A small on-chip control store keeps the first two control words of each Amgr-sequencer. A large main control store contains the remaining control words of each Amgr-sequencer. The small control store is implemented so that there is no need to include an extra pip ...

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:  Adobe Acrobat  QuickTime  Windows Media Player  RealPlayer